High signal integrity (SI) is strongly required in PCB traces under GHz clock frequencies for the next generation of VLSI packaging. Unfortunately, however, conventional techniques based on characteristic impedance matching cannot work well with GHz digital signals. In order to overcome this problem, we have previously proposed a novel PCB trace structure called "Segmental Transmission Line (STL)." In this paper, we design STLs for GHz bus-systems in which a high SI is indispensable, and demonstrate the high effectiveness of the STL showing the waveforms observed in the STL prototypes. Furthermore, the STL is analyzed in the frequency domain to demonstrate its mechanism of high robustness against frequency fluctuations.
Introduction
Waveform distortion is one of the most serious problems in PCB design for VLSI packaging in the GHz era.
The waveform distortion problem, also called the "Signal Integrity (SI) deterioration problem," comes from the fact that the PCB traces behave as transmission lines as their lengths approach the wavelengths of the digital signals propagating on them (e.g., the base wave length of a 1
GHz digital signal in a PCB is about 15 cm). The transmission line generates reflection waves, or noise, at characteristic-impedance Z mismatched points, and the noise degrades the waveform dramatically.
In the GHz domain (more precisely, from about 500 MHz), however, conventional Z-matching designs will not do their work gradually, and new techniques to counteract the waveform distortion have been urgently desired. In order to overcome this difficulty, we have previously proposed a novel transmission line called "Segmental Transmission Line (STL)," which is designed based on genetic algorithms (GAs). [4] Furthermore, we have already shown its fundamental effectiveness theoretically and experimentally. [1-3, 5, 6] GAs, which are search and optimization algorithms, mimic the evolution process of living creatures, and their foundations were already established in the early 1990's.
Since the late 1990's, GAs have been widely applied to real world problems and many successful results have been reported in the field of electronics as well as other fields such as the aerospace industry, optical engineering, robotics, etc. One typical application of a GA to the electronics field, for example, is "Place and Route Design in VLSIs," in which the wire-routings and circuit-placements are optimized in terms of their lengths and areas. [7] A GA can thus be regarded as a powerful design methodology for designs that have no deterministic algorithm under the huge search space of multiple parameters.
On the other hand, there exists a strong constraint in a GA-based design also: the target design needs to be mapped onto a one-dimensional array of parameters (the one-dimensional array and parameter are called "chromosome" and "gene," respectively), so that the key to success in a GA-based design depends on whether the target design can be expressed with "chromosomes" and "genes" or not. The STL introduced in this paper can be regarded as a one-dimensional array of characteristic impedances.
Consequently, it can be easily expressed as a chromosome with genes, and seems to be well-suited to a GA-based design.
In the first part of this paper, we describe the STL design outline, and in the latter part we demonstrate its effectiveness for clock signals on the bus-system design with the prototype evaluations. Signal distortion, or the SI degradation in the clock signals causes catastrophic malfunctions in systems, so the STL was originally proposed for the clock distribution traces. Furthermore, in this paper, the STL designed for the clock signals is also applied to random signals and its performances are analyzed in terms of the frequency domain.
Segmental Transmission Line (STL)
Digital signals propagate in the PCB traces, or transmission lines, without distortions if no devices are connected to the traces (upper figure in Fig. 1 ). However, if some devices, e.g., VLSIs, are connected to the traces, their inputs, which can be regarded as load (stray) capacitances, cause characteristic-impedance mismatching and dramatically distort the signals (lower figure in Fig. 1 ).
In the STL, a transmission line is divided into multiple . After the population is generated initially, the three operations of "selection," "crossover," and "mutation" are applied to the population and the whole process is then repeated until the score of the chromosome is significantly improved. has the highest score, and is propagated, or copied.)
In the "crossover" (Fig. 9 ), randomly selected pairs of chromosomes exchange parts of their genes at randomly chosen crossover points (in Fig. 9 , chromosomes 1 and 2, and 2' and 5 exchange their genes at crossover points C1
and C2, respectively). In the "mutation" (Fig. 10) , some randomly chosen genes are changed to other values at a rather low probability.
We have developed a program to design the STL, called "STL-Designer". The configuration of STL-Designer is shown in Fig. 11 . It consists mainly of a GA kernel pro- gram. The GA operations of "selection," "crossover," "mutation," and "fitness (score) evaluation" are repeated in this kernel program. In the fitness evaluation, a circuit netlist, or circuit description file is output and fed to SPICE.
SPICE outputs the waveform file and this is fed back to STL-Designer and the fitness is calculated based on the waveform. During the GA-loop repetitions, some chromosomes evolve gradually and they finally achieve excellent fitness. STL-Designer has an independent interface module for the circuit simulator, so that SPICE, which is used currently, can be easily changed to other circuit simulators.
STL Scale -up Prototype for Bus system

STL for clock-signal
We have developed a 250 MHz scale-up prototype targeting a 1 GHz memory-bus clock-distribution system, as shown in Fig. 12 . The scale-up prototype, in which the transmission-line lengths and load capacitances are enlarged in proportion to the frequency-reduction-ratio, is usually used to evaluate GHz waveforms in the MHz domain, if there is a possibility that measurement equipment will affect the GHz waveforms. In the scale-up approach, however, we have to be aware that this approach is appropriate under the condition that the fundamental frequency and its harmonics constructing the GHz waveform are all reduced proportionally in the MHz domain.
As shown in In the scale-up prototype design, the trace, or transmission line, is divided into 15 segments in total. There seems to be an appropriate number of segments depending on the target frequency and the rise and fall times. Currently, however, no deterministic design principle concerning the number of segments has been established yet. We have thus carried out some pre-simulations changing the number of segments between 10 and 20, and we have estimated that 15 is enough for the design of the target DIMM system.
In the design, only the waveform at P 0 (Fig. 12 ) was targeted for improvement, leaving the other waveform at P 1 as it was. We also show the design results of the simultaneous waveform improvement at P 0 and P 1 at the end of this paper. We stopped the GA evolution at 2,000 generations, which took about 5 hours using a personal computer with a 2 GHz processor. Figure 13 shows the evolution profile of the difference area Diff vs. the number of generations and STL, respectively. In the simulation results, the input signal, which was sampled in the digital sampling oscilloscope and was used as the signal source for SPICE, is also shown in the figures.
In Fig. 17 , the amplitude of the distorted signal in the simulation is 1.23 V, which is larger than the one observed in the prototype by 0.17 V, but still smaller than the amplitude of the signal-source (1.8 V). Even though the small jagged noises do not appear in the simulation, the waveforms in the simulation and in the prototype closely resemble each other.
In Fig. 18 , the improved signal in the simulation matches the signal source almost completely except for the slight difference in rising points. And the improved waveforms in the simulation and from the prototype observation closely resemble each other. This means that the waveform evolved well taking after the source-signal.
Response to the random signal (data signal)
Originally, the STL was proposed for clock signal improvement because waveform distortion in the clock signal directly influences system performance and reliability, so that the highest priority is placed on the clock signal (Fig. 15) . Although the STL is designed for a 250 MHz clock signal, it still maintains the SI improvement at 275 MHz, which is 10% higher than the target frequency. This high robustness against the frequency shift seems to also come from the wide frequency range gain recovery.
Simultaneous waveform improvement
So far in this paper, the waveform at P 0 has been discussed. Its waveform was improved successfully, while the waveform at P 1 (Fig. 12 ) was left as it was. We also tried to improve the waveform at P 1 simultaneously with the waveform at P 0 . In the simultaneous waveform improvement design, nothing was changed in the STL design except using the total area difference of the waveforms at P 0 and P 1 for the fitness (score) in the GA. Figure 22 shows a simulation (design) result of the simultaneous waveform improvement at P 0 and P 1 (we used the same DIMM bus system as in Fig. 12 , only changing the scale-up ratio to 6.7
for the future prototyping). As shown in the figure, the waveforms at P 0 and P 1 in the conventional transmission line are both reduced in amplitude and very distorted compared with the input signal, which is observed if there are no load capacitances at P 0 and P 1 . On the other hand, 
